Form PTO 1449	Atty. Docket Number	Serial Number
	HITA.0536	To be Assigned
U.S. Department of Commerce Patent and Trademark Office	Applicant Yamamoto et al.	
Information Disclosure Statement by Applicant	Filing Date Concurrently Herewith	Group

U.S. Patent Documents

Examiner Initial		Document Number	Date	Name	Class	Subclass	Filing Date
		6,552,400 B2	4/22/2003	Tomita			7/24/2001
		2001/0030342 A1	10/18/2001	Ohnishi et al.			4/11/2001
		6,323,115 B1	11/27/2001	Tanabe et al.			5/20/99

Foreign Patent Documents

Examiner Initial		Document Number	Filing Date	Country	Class	Sub-class	Translation	
							Yes	No
		60-123060	12/7/83	Japan			Abstract	X
		61-152076	12/26/84	Japan			Abstract	X
		3-119763	10/2/89	Japan			Abstract	X
		7-94716	9/22/93	Japan			Abstract	X
		8-264531	3/22/95	Japan			Abstract	X
		2001-298186	4/14/2000	Japan			Abstract	X
		11-330468	5/20/98	Japan			Abstract	X
		6-5603	6/17/92	Japan			Abstract	X
		9-181194	12/27/95	Japan			Abstract	X
		9-289257	4/22/96	Japan			Abstract	X

Other Documents (Including Author, Title, Date Pertinent Pages, Etc.)

		M. Tsukamoto et al., "0.25 μm W-Polycide Dual Gate and Buried Metal on Diffusion Layer (BMD) Technology for DRAM-Embedded Logic Devices", 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. viii, 23-24
		K. Saino et al., "A Novel W/WNx/Dual-Gate CMOS Technology for Future High-Speed DRAM Having Enhanced Retention Time and Reliability", IEEE (2003), 4 pages

11/1/05

PTO1449